Layer 1: Theoretical Foundation

๐Ÿ“ 4.1. CPU architecture ๐ŸŽ“ Platform: AS Level Computer Science

This topic covers the von Neumann model and the internal structure of the processor. You will study the arithmetic logic unit, control unit and the registers โ€” program counter, memory address register, memory data register, current instruction register, accumulator, index register and status register โ€” together with the address, data and control buses. The fetch-decode-execute cycle is traced in detail using register transfer notation. Interrupts, factors affecting performance and common ports such as USB and HDMI are also covered.

๐Ÿ”’ Sign in to view this topic's basics.

Sign in.